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We report on the electronic transport properties of multiple-gate devices fabricated from undoped silicon
nanowires. Understanding and control of the relevant transport mechanisms was achieved by means of local
electrostatic gating and temperature dependent measurements. The roles of the source/drain contacts and of
the silicon channel could be independently evaluated and tuned. Wrap gates surrounding the silicide-silicon
contact interfaces were proved to be effective in inducing a full suppression of the contact Schottky barriers,
thereby enabling carrier injection down to liquid-helium temperature. By independently tuning the effective
Schottky barrier heights, a variety of reconfigurable device functionalities could be obtained. In particular,
the same nanowire device could be configured to work as a Schottky barrier transistor, a Schottky diode or
a p-n diode with tunable polarities. This versatility was eventually exploited to realize a NAND logic gate
with gain well above one.
Nanometer-scale electronic devices fabricated from sil-
icon nanowires (SiNWs) are drawing significant atten-
tion in view of their potential application in electronics1,
optoelectronics2 and biochemical sensing3,4. The trans-
port properties and the functionality of such electronic
devices are usually controlled by doping. In most
cases, the incorporation of doping impurities in SiNWs
is obtained in-situ during nanowire growth5, but a pre-
cise control over their spatial distribution6,7 and their
activation8 has not been achieved yet. Doping control be-
comes a particularly critical issue when the characteristic
device size approaches the nanometer scale, i.e. compa-
rable to the typical distance between dopants for stan-
dard doping levels (1017 - 1019 cm−3). In this limit, de-
vice performances can depend on only a few dopants9,10,
and be extremely sensitive to their precise locations, lead-
ing to a significant device-to-device variability. The main
obstacle coming from the use of undoped nanowires lies
in the difficulty to form low-resistance contacts due to
the unavoidable presence of a Schottky barrier (SB)11
at the metal-silicon interface. Therefore, understand-
ing and controlling the properties of electrical contacts
to SiNWs is of fundamental importance12. Here, we in-
vestigate the properties of metal-silicide contacts to un-
doped SiNWs, and we study the possibility to obtain
largely-tunable contact resistances through a combina-
tion of two fabrication processes: a controlled silicidation
of the metal-SiNW contacts and the fabrication of local
gate electrodes wrapped around each silicon-silicide in-
terface. We demonstrate that contact resistances can be
largely suppressed with gate voltages of the order of 1
V, enabling measurable carrier injection down to 4K. In
addition, through local electrostatic doping of the SiNW,
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our approach provides the possibility to implement differ-
ent functionalities within the same SiNW device, which
can work as a bipolar transistor, a Schottky diode or p-n
diode with gate-tunable polarities. Finally, we provide
as well an example of how two such devices could be pro-
grammed to operate as a NAND logic gate.
We used undoped SiNWs grown by chemical va-
por deposition via a catalytic vapor-liquid-solid method
(growth details were given in an earlier work13). Our
sample fabrication process relies on a few steps of e-beam
lithography, e-beam metal deposition, and lift-off. Ini-
tially, alignment markers and ordered arrays of 500-nm-
wide Cr/Al (10/5 nm) gate electrodes, spaced by 500 nm,
are defined on top of an oxidized heavily doped silicon
substrate (p++ Si/SiO2 ). Successively, after a brief son-
ication in isopropanol, the as-grown undoped SiNWs are
released from their growth substrate and drop-casted on
the device substrate. Wires crossing a couple of bottom
gates are identified by means of scanning electron mi-
croscopy (SEM) and contacted with 120-nm-thick nickel
electrodes to be used as source and drain contacts. The
bottom gates are also contacted in the same lithographic
step. Prior to the Ni deposition, the native oxide on the
SiNWs is etched away by dipping the sample for 5s in
buffered HF. This step removes also the Al cap layer of
the bottom gates leaving the underlying Cr layer unaf-
fected. After contacting the SiNWs a double step ther-
mal annealing process is performed in order to promote
the silicidation of the contacts. Temperature and anneal-
ing times are calibrated in order obtain the protrusion of
the nickel silicide along the nanowire14 from the Ni con-
tacts to the bottom gates. The preparation of the sample
is completed with the deposition of 80-nm-thick Al top
gates overlapping with the bottom gates and, simultane-
ously, an additional top gate electrode crossing the mid-
dle region of the SiNW. The Al top gates are electrically
isolated from the nanowire by a preliminary deposition
and oxidation of four 1.5-nm-thick Al layers. Each layer
is fully oxidized by leaving the sample in the load-lock
chamber of the e-beam evaporator under an oxygen pres-
2sure of 200 Torr for 10 minutes. Due to their large over-
lapping area and to the small thickness of the (native)
oxide interlayer, each bottom gate and the correspond-
ing top gate are effectively shorted together, resulting in
a wrap-gate geometry15.
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FIG. 1. a) Schematic of a multi-gate device made from a sin-
gle, undoped SiNW. Two wrap-gates, labeled as GS and GD,
are designed to control the Schottky barriers at the silicide-
silicon junctions formed by the source and drain contacts. The
finger gate in the middle, labeled as GC, is meant to control
carrier population in the silicon channel. b) SEM micrograph
of the device. Scale bar: 400nm.
The SiNW device and its schematics are shown in 1.
Since the nickel silicide sections have a metallic character,
SB contacts are formed at the silicon-silicide interfaces.
The wrap-gate electrodes, labelled as GS and GD, are
designed to embed these interfaces and to control the
respective SBs. We shall refer to these electrodes as to
the contact gates. The wrap-gate geometry maximizes
the gating efficiency. The finger-shape gate, labelled as
GC, is meant to control carrier population in the channel.
We shall refer to this electrode as to the channel gate.
The multiple gate layout enables independent control
of the different device sections, i.e. the SB contacts and
the channel. We shall begin by evaluating their rela-
tive contributions under different gating conditions and,
for each case, we shall investigate the relevant trans-
port mechanisms. At room temperature and for zero
gate voltages, thermionic emission over the contact SBs
is the dominant transport process. Since the Fermi level
of the nickel silicide is pinned below the silicon mid-gap,
i.e. closer to the valence band, transport across each
silicide-silicon junction is dominated by the thermionic
emission of holes over the p-type SB. The application of
negative voltages to the contact-gates GS/GD produces a
local band bending that reduces the thickness of the SB
of the corresponding silicide-silicon junction. This en-
ables the onset of thermally assisted tunneling through
the barrier top-edge leading to a reduction of the effective
p-type SB height16,17, φ. We find that negative contact-
gate voltages of a few V are sufficient to induce a strong
suppression of φ. This is apparent from 2(a) where the
source-drain current, ISD, is plotted as a function of the
source-drain bias voltage, VSD, for two gating conditions.
The green characteristic corresponds to VGS = −3.2 V
and VGD = 0. In this case, the effective SB at the source
contact is suppressed and the device behaves as a Schot-
tky diode whose polarity is imposed by the SB at the
drain contact. The blue characteristic corresponds to
the reversed gating condition, i.e. VGD = −3.2 V and
VGS = 0, which results in an opposite diode polarity.
In both cases the channel gate was set to −2.5 V in
order to get rid of any possible barrier in the channel
(see discussion further below). Appreciable quantitative
discrepancies can be noted in the two characteristics of
2(a). Under reverse-bias polarization, described by the
qualitative band diagrams in the two insets of 2(a), the
measured current is dominated by the thermally assisted
tunneling of holes across the reverse-bias SB, i.e.
ISD = A
⋆ST 2exp(−
eφ
kBT
) (1)
where kB = 8.617eV/K is the Boltzmann constant, A
⋆ is
the Richardson constant, T is the temperature, e is the
absolute value of the electronic charge, S is the cross-
sectional area of the conducting silicon channel. From a
ratio of ∼ 50 between the reverse currents of the green
and the blue characteristics, we estimate that the drain
SB height exceeds the source SB height by kBT ln(50) ≈
0.1eV .
In order to independently measure the two effective SB
heights and to study their gate-voltage dependence, the
sample was loaded in a home-made variable-temperature
insert. For each gate-voltage setting, temperature was
varied between 220 K and 370 K in steps of 10 K. The
effective barrier height was extracted from the temper-
ature dependence of the reverse-bias current using the
thermionic-emission relation (1) (φ is given by the the
slope of the Arrhenius plot ln(ISD/T
2) vs 1/T ). The re-
sults are shown in 2(b), where the effective SB heights
are plotted as a function of the corresponding contact-
gate voltages. The two data sets reveal approximately
linear gate-voltage dependences with same slopes. This
denotes almost identical capacitive couplings to the re-
spective contact gates. The drain SB height is 0.35 eV for
VGD = 0 and it vanishes for VGD = −2.8V. The source
SB height for VGD = 0 could not be directly measured
due to the limited upper temperature of our setup. Yet a
linear extrapolation of the data in 2(b) yields a source SB
height of 0.45 eV for VGD → 0. This confirms the 0.1 eV
difference with the drain SB height previously deduced
from the ratio of the reverse currents in 2(a). Because
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FIG. 2. Schottky-diode ISD(VSD) characteristics obtained
for two gate settings. The blue trace is obtained with VGD =
−3.2 V and VGS = 0. In this configuration, the drain effective
SB is suppressed while the source SB is left unaltered, thereby
leading to rectifying behaviour. The green trace is obtained
with VGS = −3.2 V and VGD = 0, resulting in an opposite
rectifying behavior. Insets: schematic band diagrams illus-
trating the thermal emission of carriers over the reverse-bias
Schottky contact. b) Contact-gate dependence of the effec-
tive (p-type) SB height for the source (blue symbols) and the
drain (green symbols) contacts. The horizontal axis refers to
VGS and VGD, respectively.
of this difference, the source SB requires slightly more
negative gate voltages to be entirely suppressed.
If both the effective SBs are simultaneously suppressed
by sufficiently negative voltages applied to the respective
contact gates, transport across the device becomes en-
tirely dependent on the hole population of the silicon
channel18. We find that current transport is dominated
by the thermionic emission of holes over a potential bar-
rier formed by the downward bending of the valence band
edge. The emission of carriers over this barrier is purely
thermionic as opposed to the case of the contact SBs
where the onset of tunnelling leads to a smaller effective
barrier. Following a similar procedure as before, we have
measured the height of this barrier as a function of VGC .
The results are shown by solid dots in 3, where each dot
is the result of a fit to an Arrhenius plot.
All data points were taken at constant VSD = −1 V.
A room-temperature ISD(VGC) characteristic, taken in
the same VGC range, is also shown on a logarithmic scale
(red trace). The two data sets meet fairly well the propor-
tionality relation expected from the thermionic-emission
relation (1). The measured barrier height is ∼ 0.11 eV
for VGC = 0 V and it decreases linearly for negative gate
voltages. Below VGC < −1.5 V, the barrier becomes too
small to be reliably extracted from the Arrhenius plot
(in this regime, transport is no longer thermally acti-
vated). A saturation of the ISD(VGC) characteristic is
consistently observed below this threshold voltage.
The complete suppression of the silicon-channel bar-
rier, together with the suppression of the effective SBs
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FIG. 3. The effective SBs of the source and drain contacts are
simultaneously suppressed by setting VGS = VGD = −3.2 V.
As a result, the device can be operated as a p-type field-effect
transistor, using the channel-gate voltage, VGC , to modulate
the source-drain current, ISD. Red trace: transfer charac-
teristic, ISD(VGC), taken with VSD = 100 mV at room tem-
perature. Blue symbols: channel barrier height, φCH , as a
function of VGC . Upper inset: schematic band diagram illus-
trating the thermal emission of holes over the gate-controlled
barrier in the middle region of the silicon channel (green dot-
ted line). Lower inset: ISD(VGC) characteristic taken for
VSD = 100 mV at T = 4K.
at the silicon-silicide contacts, are further confirmed by
low temperature measurements. An ISD(VGC) charac-
teristic taken at T = 4 K for VSD = 0.1 V is shown in
the lower inset of 3. While ISD is unmeasurably small
for VGC > −1.6 V, pronounced current oscillations can
be seen below this threshold, providing evidence of low-
temperature transport through an undoped silicon de-
vice. The observed current oscillations are due to the
Coulomb blockade effect. Their irregular structure re-
flects single-hole tunneling through a series of hole islands
formed along the nanowire as it is typically observed in
disordered low-dimensional conductors.
So far we have shown full control of hole transport
in an undoped SiNW device. The same device could
be operated as a p-type field-effect transistor, a Schot-
tky diode, or a multi-island single-hole tunneling de-
vice. We pointed out that the p-type character of all
these functionalities arises from the pinning of the sili-
cide Fermi energy closer to the silicon valence band
edge. At the same time, our thermionic-emission mea-
surements revealed that the SB height can exhibit ap-
preciable contact-to-contact variations within the same
4device. These variations can arise from the atomic struc-
ture of the silicide-silicon junction19–23 as well as from
the field effect of trapped charges in the periphery of the
silicide-silicon junction12,24.
Given the relatively large variability (∼ 0.1 eV) in the
SB height of silicon-silicide contacts, it is possible to have
SiNW devices where Fermi level pinning occurs close to
the silicon mid-gap, yielding p-type and n-type SBs rela-
tively close to each other and to the half-gap value (0.55
eV). These types of devices exhibit bipolar behavior and,
as a result, they can give rise to a larger range of function-
alities. 4(a) shows the bipolar field-effect characteristic of
one of such devices with a gate layout identical to that of
1, except for the absence in this case of the channel-gate
electrode. The horizontal axis refers to both contact-gate
voltages being swept together.
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FIG. 4. a) Room-temperature transfer characteristic of a
dual-gate device showing bipolar transistor behavior. Hole-
dominated (electron-dominated) transport is obseved for neg-
ative (positive) gate voltages, as schematically shown in the
left (right) inset. This measurement was taken with VSD =
0.5 V and VGS = VGD. b) ISD(VSD) characteristic showing
the rectifying behavior expected for an electrically doped p-
n diode. The tunable ”doping” is achieved with VGS = 2
V and VGD = −2 V. Schematic band diagrams for forward-
and reverse-bias conditions are shown in the upper and lower
insets, respectively.
A more interesting behaviour is observed when the two
gates are polarized at opposite voltages, fixed with re-
spect to the corresponding (source or drain) contacts.
4(b) shows that, in this case, the device behaves like an
electrostatically doped p-n diode. As opposed to the
case of true p − n diodes, here the built-in potential
arises from static charges accumulated on the contact-
gate electrodes25–28 and not on the potential of the ion-
ized impurities in the space-charge region. In the forward
bias polarization the side of the nanowire populated with
holes has a higher electrochemical potential than the side
populated by electrons. The barriers created by the con-
tact gate become smaller and can be surmounted by ther-
mally activated carriers as shown in the upper inset of
4(b). This results in a diffusion current of holes from the
p-like to the n-like region and an electron current in the
opposite direction. In the case of reverse bias polariza-
tion, transport of electrons and holes is hindered by the
high potential barriers created by the contact gates as
depicted in the lower inset of 4(b).
Below we show that dual-gate SiNW devices, having
Schottky contacts well coupled to the respective gates,
can serve as building blocks for logic circuits. Bottom-up
logic gates based on carbon nanotubes29,30 or semicon-
ductor nanowires3,31 have already been reported, along
with more complex circuits like ring oscillators32 extend-
ing digital operation into the high frequency domain.
Here we demonstrate the implementation of a NAND de-
vice made from two dual-gate SiNW devices connected
in series as in 5(a). Since the SiNWs are undoped, this
approach has the advantage of not requiring complemen-
tary doping. A NAND device performs an AND and a
NOT operation in series. It accepts two input voltages
corresponding to the binary values 0 and 1 and it deliv-
ers a single output voltage according to the truth table
in 5(b). In our circuit, the voltage level V = 0V corre-
sponds to a logical 0, while the voltage level V = −1V
corresponds to a logical 1.
Let us now analyze the operating principle of this
NAND device, by considering the different input config-
urations. When the two input gates controlling GS2 and
GD2 are at logical 0, the input stage is in a highly re-
sistive state due to both SBs being simultaneously high.
As a consequence the bias voltage, Vcc = −1.2 V, falls
mostly across the feedback stage and the output termi-
nal acquires a value Vout ≈ Vcc corresponding to a logical
1. The presence of an electrical connection between the
output terminal and the contact gate GD1 produces a
positive feedback, since a negative value on the contact
gate suppresses the corresponding effective SB, making
the impedance of the feedback stage lower and hence forc-
ing Vout even closer to Vcc, i.e. to logical output 1. When,
on the contrary, both inputs are at logical 1, the input
stage attains a low-resistive state due to the simultaneous
suppression of both effective SBs. As a result, the output
voltage approaches a logical 0, and Vcc falls mainly on the
feeback stage. Because of the feedback line, Vout ≈ 0V
enforces a high value of the SB at the drain contact of the
feedback stage. This increases its resistance with respect
to the input stage, thereby reinforcing logical output 0.
In the intermediate regimes, when one of the two inputs
is at logical 0 and the other is at logical 1, one gated SB is
suppressed while the other is not. In this case, the pres-
ence of the feedback line is crucial in producing a stable
configuration with Vout ≈ Vcc, i.e. logical output 1. In
fact, under this condition both of the effective SBs at the
source and drain contacts of the feedback stage are sup-
pressed leading to a lower impedance as compared to the
input stage. As a result, the output voltage is stabilized
at a logical 1.
Since in actual logic circuits the output of a logic gate
can serve as the input of another gate, an important fig-
ure of merit for logic gates is gain, g, defined as the slope
of the linear portion of the output characteristic. A high-
gain logic gate (g > 1) has the capability to drive another
logic gate without the need of signal restoration. From
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FIG. 5. a) Schematic of a NAND logic gate based on two
dual-gate SiNW devices. One device acts as an input stage,
while the second one acts a feedback stage to enforce the
correct output voltage. The two input lines are fed to the
contact gates GS2 and GD2. The output line is taken from
the D1 contact, which is shorted with the S2 contact. The
feedback function is accomplished by applying a fixed negative
polarization of −3 V to GS1, large enough to suppress the
corresponding effective SB, and by connecting GD1 to the
output terminal. A voltage Vcc = −1.2 V is applied to S1,
with D2 at ground. b) Output characteristics of the logic
gate. The black trace, obtained with Vin = V1 and V2 = −1
V, corresponds to the transition (1, 1) ↔ (0, 1) in the input
levels. The red trace, obtained with Vin = V2 and V1 = −1 V,
corresponds to the transistion (1, 1)↔ (1, 0). The green trace,
obtained with Vin = V1 = V2, corresponds to the transistion
(1, 1)↔ (0, 0). Inset: truth table for a NAND logic gate.
the data in 5(b) we find g between 2.6 and 4.7. In addi-
tion, the NAND gate requires relatively low voltage lev-
els as compared to previously reported logic gates built
from semiconductor nanowires3,31. Similar to other ear-
lier works29, our NAND device was assembled from two
dual-gate devices connected via external leads. Yet we
should like to point out that the same logic gate could
be obtained with a single nanowire using a common elec-
trode for D1 and S2.
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